| Publisher | Institute of Electrical and Electronics Engineers | ||
|---|---|---|---|
| Format | 251.6KB PDF | Date added | 18 Jun 2008 |
| Topics | Microprocessors, Data Recovery - Security | ||
| Downloads | 10 | ||
This paper proposed the use of Power Distribution Network (PDN) of a microprocessor for ubiquitous access of internal nodes for test/debug and showed the suitability of impulse Ultra-WideBand (UWB) communications for the purpose. This paper presents design of a data recovery block to recover data from UWB impulses superposed on a power line of a microprocessor. Considerations for data recovery block design based upon measured PDN characteristics have been discussed. The proposed circuit was implemented in TSMC 0.18 um CMOS process, and simulations show that it consumes 4.42 mW when operating from a 1.8V supply and at a pulse repetition rate of 200 MHz.
Did you find this white paper useful?
2 out of 6 users found this white paper useful
Related white papers
Intel Centrino Pro and vPro Processor Technology
Remotely manage both wired and wireless PCs from the same IT console to increase security and simplify system management.
Red Hat and Intel: Moving Intelligence Forward
Put state-of-the-art intelligence to work on the challenges of tomorrow by running Red Hat Enterprise Linux* on the latest Intel® Xeon® processors. Red Hat's open source, commercial-strength innovation delivers optimized...
Intel Xeon Processor 5500 Series: An Intelligent Approach to IT Challenges
In many organizations, IT infrastructure has begun to constrain business efficiency and growth. For the past decade, IT has rapidly added low-cost hardware to accommodate business growth. But with data...
Hitachi Universal Storage PlatformV FICON Express 4 Mainframe Systems Performance: A Performance Brief
The performance results presented just demonstrates how the fourth generation of Universal Star Network Crossbar switch architecture has been built to scale and perform in the most demanding situations. It...
Customer Spotlight: Optimizing SAP Solutions With SAP, Intel and VMware
The combination of the latest generation VMware virtualization technologies and Intel microprocessor technologies can improve the service levels around SAP application availability and performance significantly, as well as accelerate SAP...
An Introduction to the Intel QuickPath Interconnect
With its high-bandwidth, low-latency characteristics, the Intel QuickPath Interconnect advances the processor bus evolution, unlocking the potential of next-generation microprocessors. The 25.6 GB/s of low-latency bandwidth provides the basic fabric...
Improvements in the Intel Core2 Penryn Processor Family Architecture and Microarchitecture
Intels Corporation continuously seeks to improve the performance of each Intel Architecture microprocessor generation through architectural initiatives as well as process and circuit improvements. The predecessor to the Penryn family...
