The intended audience for this presentation is of platform architects and PHY Design engineers. Through this presentation, one can understand the speed change process and PCIe architectural extensions to help save power. The presentation explains PCIe specification enhancements for higher reliability/availability; PCIe specification enhancements for improved yield; improved compliance testing mechanism and design optimization and validation hints for the next generation of PCIe products.
Did you find this white paper useful?
17 out of 50 users found this white paper useful
Related white papers
Solving the Hypervisor Network I/O Bottleneck: Solarflare Virtualization Acceleration
With increased pressure on IT departments to do more with less, IT is turning to server virtualization to get the most out of their server platforms. The adoption of virtualization...
Switch Virtual Interface for Cisco Integrated Services Routers
This paper provides an overview of the Switch Virtual Interface (SVI) for Cisco Integrated Services Routers. Cisco offers three types of integrated switching modules for the modular Cisco 3800, 2800,...
Packet Buffer Management for a High-Speed Network Interface Card
Packet buffers in a smart network interface card are managed in a way to reduce any packet losses from high-speed burst incoming data. Currently, two types of packet buffer management...
Offload Network Task Processing Onto the Network Card
Many newer network cards have the ability of taking some of the network processing load off of the processor and performing it right on the card (much like Hardware T&L...
The KillerNIC - Is It Worth It?
In the ongoing efforts to squeeze every possible performance improvement out of their computing rig, most folks focus almost exclusively on the two heavy hitters in their system when it...
10 GbE Rising Factors Driving the Emergence of 10 Gigabit Ethernet
IT capacity and demand are on a collision course for the datacenter. Industry trends such as Chip Multithreading (CMT), multicore CPUs such as CoolThreads, Intel Xeon, and AMD Opteron, blade...
Design Alternatives for a High-Performance Self-Securing Ethernet Network Interface
This paper presents and evaluates a strategy for integrating the Snort network intrusion detection system into a high-performance programmable Ethernet Network Interface Card (NIC), considering the impact of several possible...
