This paper presents a multiphase PLL designed for a 10x10 Gb/s serial link bundle that is based on a digital CDR receiver. The PLL was fabricated in a 90-nm SOI CMOS process and covers a frequency band of 9.6 - 12.8 GHz at a supply voltage of 1.7 V. Measurement results showed a peak-to-peak jitter of less than 0.12 UI and a power consumption efficiency of 1.5 mW/GHz per link. An analytical derivation of the PLL's tuning range and the dimensioning of the phase buffer's shunt peaking coil to boost the bandwidth are also included in this paper.
Did you find this white paper useful?
26 out of 50 users found this white paper useful
Related white papers
ACT: A Cluster Co-Processor for 3G Baseband Wireless
Architectures for wireless systems have traditionally been designed to meet real-time requirements, t on a limited die area, and operate within a low power budget. These conditions are usually met...
Utilizing Intel Virtualization Technology on an Intel 5000 Chipset Series-Based Platform
System architects in the Server and Workstation Multiprocessing environments have been actively using Virtualization Technology to realize cost savings through hardware consolidation, fast fail-over mechanisms (without extra hardware), and other...
Low-Cost Wafer Bumping
As the demand for flip-chip interconnects mounts across an increasingly large spectrum of products and technologies, several wafer-bumping processes have been developed to produce the small solder features required for...
Intel Delivers First Dual-Core Chipsets in Q2 2005
On February 7, 2005, Intel announced that the initial production runs of its first dual-core processors were complete and that it planned to deliver two separate dual-core products for its...
Accounting for Circuitry Type in Assessments of Wire-Length Distribution Models for ULSI Chips
This paper presents a method to take the contribution of circuitry type correctly into account in new assessments of on-chip wirelength distribution models for ULSI chips. Improved comparisons of model...
Methods for Accurate Wirelength Estimation of Functional Circuitry in ULSI Chips
An accounting for circuitry type in ULSI chips within the context of the historically-equivalent interpretation of Rent's rule is needed for an assessment of existing on-chip wirelength distribution models. Although...
Predicting Interconnect Requirements in Ultra-Large-Scale Integrated Control Logic Circuitry
This paper compares interconnect measurements with estimates for control logic in individual designs, in functional units, and in the entire POWER4 core. The results presented in this paper show that...
