The advent of parallel processing opens a new era in numerical weather prediction. The basis of parallel computing lies in the concept of partitioning the computational domain among parallel processors. Domain decomposition techniques are usually dictated by the numerical algorithms and the nature of physical processes defined in the model. This paper describes the methodology and techniques used to optimize and parallelize the HLAFS Regional Weather model.
Related white papers
Firmware CRC-8 Implementations for SMBus
This white paper compares and describes in detail different algorithms for calculating the cyclic redundancy check (CRC) code: algorithms using large tables, small tables and no tables. Shows the algorithms'...
Memory in HP Vectra PCs and Kayak PC Workstations
Applications for 3D imaging, data streaming, speech recognition, data mining, and so on are becoming more commonplace and in turn are generating demands for increased PC performance. As overall PC...
7-Layer Packet Processing: A Performance Analysis
This white paper examines the tight coupling between high-level applications and deep packet processing, and the architectural consequences to the network processor, in particular relating to the memory. The quest...
Put the Margin Back in Your DIMM Design
The latest developments in chipset and motherboard design have taken memory performance requirements to new levels. The memory bus speed, commonly referred to as the Front Side Bus (FSB), has...
Asynchronous Logic Design with Commercial High Level Design Tools
Asynchronous, self-timed, logic is often eschewed in digital design because of its ad-hoc methodologies and lack of available design tools. This paper describes a complete High Level Design flow for...
The Elliptic Curve Cryptosystem for Smart Cards
Secure applications in smart cards present implementation challenges particular to the platform's memory, bandwidth, and computation constraints. ECC's unique properties make it especially well suited to smart card applications. Elliptic...
Profusion: An 8-Way Symmetric Multiprocessing Chipset
The Profusion chipset architecture is a hybrid of dual-ported memory and switch-based shared memory multiprocessing architectures, optimized for systems with eight processors. The three-bus, balanced architecture overcomes bottlenecks in both...

