This paper provides information on the PCI X Cryptographic Coprocessor (PCIXCC) and the PCI Cryptographic Accelerator (PCICA) on a z990 server. It describes cryptographic domains and z990 configuration rules considering the increased number of logical partitions. It reviews items that should be taken into consideration when planning for non-disruptive installation of PCICA and PCIXCC features.
Did you find this white paper useful?
27 out of 50 users found this white paper useful
Related white papers
The Engineer Research and Development Center Leverages HP Supercomputer Systems to Help the Department of Defense Support Soldiers in Combat
U.S. Army Engineer Research and Development Center ERDC) Major Shared Resource Center (MSRC), managed as part of the Department of Defense-wide high performance computing capability provided by the DoD High...
Major Animation Studio Speeds to Finish Line on Latest Feature Film With IBRIX
Digital effects houses and film studios have leveraged the computational power of high performance clusters for rendering and other complex jobs. Over time, the size and makeup of the clusters...
Using Intel Thread Profiler for Win32 Threads: Philosophy and Theory
In the past, software profiling tools have concentrated on measuring the execution time of functions and procedures within applications. For serial applications this was useful information that guided the programmer...
Construction Materials Supplier Simplifies Branch Office IT Management, Saves $400,000
Lafarge North America needed a cost-effective solution to reduce network security risks at branch offices while increasing the efficiency of centralized server administration. The company became an early adopter of...
Railway Ticketing Agency Improves Performance and Eases IT Management
Voyages-sncf.com is the online travel agency for the Societe Nationale des Chemins de fer Francais (SNCF), a public enterprise that operates rail services for passengers and freight throughout France. With...
Black Belt Itanium Processor Performance: The Foundation (Part 1 of 5)
Many optimizations will automatically be enabled with aggressive compiler flags. However, with a small amount of performance analysis, architectural insight and targeted code modification, the software developer can greatly improve...
Planning Considerations for HiperDispatch Mode
For all levels of z/OS, a TCB or SRB may be dispatched on any logical processor of the type required (standard, zAAP or zIIP). A unit of work starts on...
