ZDNet UK


Skip to Main Content

ZDNet.co.uk - Winner of Best Business Website 2007
  1. Home
  2. News
  3. Blogs
  4. Reviews
  5. Prices
  6. Resources
  7. Community
  8. My ZDNet

 

ZDNet UK RSS Feeds


IT Jobs

Processors Toolkit

Download now

DDR-SDRAM Memory Controller

Did you find this white paper useful?
22 out of 50 users found this white paper useful


Publisher QualCore Logic
Publisher Registration Direct Access
Topics Memory Components Date added 16 Dec 2003
Downloads 272 Format 34.7KB PDF

DDR is a high performance memory controller to interface with DDR-SDRAM memory devices. It is having three bus interfaces, Memory interface, Configuration bus interface and Host interface. The configuration bus facilitates to program the internal configuration registers. And the Host bus interface is used to initiate the memory data transactions. Host Applications place the Read/Write requests on this bus and the DDR core correspondingly performs the data transactions.

Download now

Did you find this white paper useful?
22 out of 50 users found this white paper useful


  • Trackback
  • Clip Link

Related white papers

TMS320C6000 EMIF: Overview of Support of High Performance Memory Technology

This document gives an overview of the memory technologies currently available in the semiconductor industry. It highlights the tradeoffs in memory selection in a TMS320C6000™ External Memory Interface (EMIF) based...


DDR Memory Technology

In the last few years, a tremendous upsurge has occurred in the evolution of DRAM technology. Where originally, nearly all PC system memory was confined to FPM (Fast Page Mode)...


Intel 915G Express Chipset

Learn how the Intel Express Chipset can integrate several advancements to address the demands of evolving software, including next-generation memory capabilities.


Performance Comparison: Intel® Itanium® 2-Based Servers Running SAS 9

The Cornell Institute for Social and Economic Research (CISER) set out to increase the performance of some of its processing- and memory-intensive SAS applications. CISER had to acquire the...


Memory Technology Evolution

The purpose of this paper is to discuss the evolution of main and graphics memory technologies in relation to Compaq products. This paper should help alleviate some of the confusion surrounding the...


The Price of Safety: Evaluating IOMMU Performance

IOMMUs, IO Memory Management Units, are hardware devices that translate device DMA addresses to machine addresses. An isolation capable IOMMU restricts a device so that it can only access parts...


New DDR2 Memory Offers Advantages for Dual-Processor Servers

Technology innovation across platform subsystems is necessary to keep computing platforms in balance. DDR2 is the next logical progression for memory standards and speeds, and is considered one of most...


Webcast

Featured Webcast

Live Webcast: Telecoms 2.0 - Where is telecoms heading?

Telecoms 2.0 - Where is telecoms heading? UK telecoms is at a crossroads. IT managers face new demands to enable flexible working, deliver converged networks and provide support for multiple applications employing voice, video and media rich technologies. To deliver this, telcos talk about Next Generation Networks: ...

Register Now

Other White Papers

IDC reports on Novell's Secure Desktop Solution: A Modern-Day Marriage of Business Benefit and Risk Reduction

The increasing mobility of the modern workforce and the competitive requirement to optimise that...

IDC Executive Brief: The Rising Concerns Over Endpoint Security

Today's IT environment is increasingly vulnerable to threats and attacks, both from within and...

See All White Papers