The trend of using NAND in mobile platforms is pushed by new and growing data services offered by carriers, increasing the requirement for data storage, and by hardware manufacturers' desire to decrease BOM cost. Solving the complicated issue of NAND flash management and providing full disk emulation and boot capabilities, DiskOnChip provides the most attractive solution in terms of performance, reliability, ease-of-integration and maturity. DiskOnChip can be used for both code and data storage, usually used in applications that require an operating system and a file system such as PDAs, feature phone, smartphones and converged devices.
Did you find this white paper useful?
24 out of 50 users found this white paper useful
Related white papers
Intel 915G Express Chipset
Learn how the Intel Express Chipset can integrate several advancements to address the demands of evolving software, including next-generation memory capabilities.
Performance Comparison: Intel® Itanium® 2-Based Servers Running SAS 9
The Cornell Institute for Social and Economic Research (CISER) set out to increase the performance of some of its processing- and memory-intensive SAS applications. CISER had to acquire the...
Memory Technology Evolution
The purpose of this paper is to discuss the evolution of main and graphics memory technologies in relation to Compaq products. This paper should help alleviate some of the confusion surrounding the...
The Price of Safety: Evaluating IOMMU Performance
IOMMUs, IO Memory Management Units, are hardware devices that translate device DMA addresses to machine addresses. An isolation capable IOMMU restricts a device so that it can only access parts...
New DDR2 Memory Offers Advantages for Dual-Processor Servers
Technology innovation across platform subsystems is necessary to keep computing platforms in balance. DDR2 is the next logical progression for memory standards and speeds, and is considered one of most...
Understanding the Effects of Wrong-Path Memory References on Processor Performance
High-performance out-of-order processors spend a significant portion of their execution time on the incorrect program path even though they employ aggressive branch pre-diction algorithms. Although memory references generated on the...
Cache Filtering Techniques to Reduce the Negative Impact of Useless Speculative Memory References on Processor Performance
High-performance processors employ aggressive speculation and prefetching techniques to increase performance. Speculative memory references caused by these techniques sometimes bring data into the caches that are not needed by correct...
