ZDNet UK


Skip to Main Content

  1. Home
  2. News
  3. Blogs
  4. Reviews
  5. Videos
  6. Jobs
  7. Resources
  8. Community

 

ZDNet UK RSS Feeds


Network management Toolkit

Download now

ASIC Prototyping Using FPGAs

PublisherSynplicity
Format PDF, requires Acrobat Rdr 5Date added14 Aug 2003
Topics Bandwidth Issues
Downloads10

Verification is the biggest bottleneck for today™s complex ASIC designs. Continually advancing process technology, and the corresponding explosion in design size and complexity, have lead to verification problems that are impossible to solve using traditional software simulation tools. In addition, an increasing number of applications that process large quantities of data in real time (such as video) require verification techniques that run at near real-time speeds. As a result, a growing number of ASIC designers are building prototype boards using FPGAs to verify their ASIC designs. Another advantage of building prototype boards using FPGAs is that it allows software development and debugging to happen in parallel with the design and debug of the final ASIC, reducing time to market. ASIC designers face several challenges in prototyping and debugging the design using FPGAs. One of the biggest challenges is that the capacity of even the largest FPGAs is much smaller than the size of a complex ASIC. This means that designers must struggle to partition their design into multiple FPGAs, with no tools to help them make good partitioning decisions, and no way to model the characteristics of the prototype board during synthesis and partitioning. Iterations between synthesis, partitioning, and board implementation are time-consuming and tedious. Because of the enormous time to market pressures System-on-Chip and other devices with software content face, it is no longer possible to delay software development until working devices are available. Hardware-software co-design is imperative. The EDA industry is responding by producing new tools and approaches. High level description languages and improved libraries have dramatically improved designer productivity. The rise of IP cores have allowed the designer to use proven elements to build large sections of the design quickly and confidently. The bottleneck comes from verifying that the ASIC design is correct before moving to p

Download now

Did you find this white paper useful?
14 out of 28 users found this white paper useful


  • Trackback
  • Clip Link

Related white papers

Admiral Insurance Selects Marimba for Its Software Distribution and Inventory Management

Admiral was looking for a change and configuration management system that could provide detailed inventory information, speed-up software rollouts, and was easy to use and understand. Marimba was chosen following...


Data Transfer That Goes the Distance

Linjegods is Norway's largest transportation and distribution corporation. With new applications being put in place, the previous system of utilising established leased-line networks was proving too slow, cumbersome and expensive,...


Wireless Consulting Services for Small Business IT Networks: Wireless Integration Case Study

An independent school system in the San Francisco Bay Area needed a reliable and secure data network to link their two sites. The school originally used an 802.11b (WiFi) solution...


A Shop Talk Discussion on Optimizing Network Bandwidth Usage

How does Microsoft manage its wide area network (WAN) bandwidth demand and operating costs? As the employee population and geographic scope of the company has expanded over the last several...


Netnice: Nice Is Not Only for CPUs - A Simple Subnetwork Bandwidth Management Scheme

This paper presents "Netnice", a mechanism that allows processes to throttle their own network bandwidth consumption. As the name suggests, it is inspired by the Unix nice command in that...


Innovative IT Solution Clears Brussels International Airport for Take-Off on the Information Runway

swITch as a subsidiary of Brussels International Airport Company (BIAC) founded in 1996, swITch not only provides the highest levels of information communications technology (ICT) in Brussels but also resells...


Nortel Networks Case Study: Gwent Healthcare NHS Trust

The Gwent Healthcare NHS Trust is one of the largest NHS Trusts in Wales providing high-quality healthcare to more than 600,000 people. Its major challenge is balancing between increasing demands...


White Paper

Featured White Paper

Measuring the Pain: What is Fragmented Communications Costing Your Enterprise?

In this document, you will discover the results of the largest-ever survey of enterprise and contact center employees. Their workflows reveal the silent but staggering costs of fragmented communications. In fact enterprises with 1000 plus employees could be losing more than ?6 million a year.

Download Now

Other White Papers

High Level Best Practices in Software Configuration Management

When deploying new software configuration management (SCM) tools, implementers sometimes focus on...

Ten Things to Know About Grid Computing on Windows

This Oracle whitepaper offers insights into Oracle Grid. A grid allows a business to add capacity,...

See All White Papers